ABSTRACT This paper proposes a multi-attractor period multi-scroll chaotic system and a secondgeneration current-controlled current conveyor (CCCII) with a wide tunable range of intrinsic resistance. The newly proposed multi-attractor period multi-scroll chaotic system is constructed by this CCCII. The proposed chaotic system can generate single-attractor period, double-attractor period, three-attractor period, and even more attractor period multi-scroll. The four-dimensional state equation of the chaotic system contains four nonlinear functions for generating multi-attractor period multi-scroll chaos. Since the intrinsic resistance of the CCCII can be adjusted by external voltages or currents, the multi-attractor period multi-scroll chaotic integrated circuit based on the proposed CCCII have a tunable characteristic. It is worth noting that a chaotic integrated circuit has been implemented completely using current signals instead of voltage signals, and more interestingly, it does not contain any passive resistor. The dynamic characteristics of the multi-attractor period multi-scroll chaotic system are given. The circuit designs of the CMOS CCCII and the corresponding chaotic circuit are made in detail. We conduct the numerical and circuit simulations of the proposed chaotic system and the integrated circuit implementation of the chaotic circuit based on the CMOS CCCII. The correctness of the CCCII circuit and the chaotic system are proved through hardware experiments. The comparison between the implementation scheme of the chaotic circuit in this paper and several reported chaotic circuits is conducted.
I. INTRODUCTION
Chaos has important applications in secure communication [1] , data encryption [2] and biomedicine [3] , and so on. Chaos can be divided into single-scroll [4] , double-scroll [5] , multi-scroll [6] , and multi-wing [7] chaotic systems, depending on the number and shape of these chaotic systems' attractors [8] . Compared with single-scroll and double-scroll chaotic systems, multi-scroll and multi-wing chaotic systems possess more complex dynamic characteristics. The data encryption systems and communication systems made up of these kind of systems would have better confidentiality [9] . The state equations of multi-wing chaotic systems contain product term of state variables, which need to be realized by analog multipliers [10] . However, analog multipliers are not only complex in circuit structure, but also have large nonlinear distortion, which can easily affect the stability of chaotic attractors. The state equations of multi-scroll chaotic systems do not contain product term of state variables, such that the corresponding chaotic circuits possess simple structure and favorable stability.
As time goes by, increasingly various complex chaotic systems have been discovered. The chaotic system with hidden attractors was first found and analyzed in [11] . The chaotic systems with no-equilibrium, only stable equilibrium and or a line of equilibriums can be defined as chaotic system with hidden attractors [12] , [13] . Reference [14] designed a switching controller to realize the recombination of the attractors between different chaotic systems [15] . If different attractors of a chaotic system can be obtained by setting different initial values without changing any other parameters, and then the chaotic system can be called chaotic system with coexistence attractors [16] . The coexistence phenomenon in chaotic systems can also be called as multistability [17] , and if the numbers of coexisting attractors tend to be infinite, it is known as extreme multistability [18] , [19] . There are quite a few other types of complex chaotic systems have recently been proposed. As an example, a multi-scroll hyperchaotic system with coexistence of multiple attractors was realized by introducing a time delay into Jerk system [20] . Besides, there are a host of other chaotic systems, the equilibrium points of them arranged in various shapes [21] , [22] , and so on.
If the attractors of multi-scroll chaotic systems are arranged in periodic form and their periods appear as single, double and three attractors, then we respectively call these systems single-attractor period, double-attractor period, and three-attractor period multi-scroll chaotic systems. According to the foregoing definition, as of now, in addition to a few multi-double-scroll chaotic systems [23] , [24] , the majority multi-scroll chaotic systems proposed in existing literatures can be called single-attractor period multi-scroll chaotic system. Namely, the attractors of these chaotic systems arranged in periodic form, and their periods behave as single attractor. In this paper, we will propose a multi-scroll chaotic system with multi-attractor period; that is, there are multiple attractors within one period. Compared with single-attractor period chaotic systems, the multi-attractor period chaotic system proposed in this paper can possible effectively improve the system dynamics complexity and may be better applied to secure communication.
Most of the chaotic circuits are realized so far based on operational amplifiers (OA) [25] , [26] . Operational amplifier belongs to voltage mode circuit, and it has two problems in the realization of chaotic circuits [27] , [28] . The one is that it has a relatively small dynamic range, therefore, when the sizes of the scrolls are certain, there are fewer scrolls that can be realized; the second is the low working frequency, and the center frequency of the multi-scroll chaotic circuit realized based on OA is low. Current mode devices such as current feedback operational amplifiers (CFOA) and current conveyors (CCII) have developed rapidly due to their high dynamic range and high working frequency in recent years [29] , [30] . Compared with traditional voltage mode circuits, the current mode circuits, which are composed of current mode devices, have the advantages of simple circuit structure, low power consumption and high working frequency [31] , [32] .
The chaotic circuits based on CFOA or CCII have been reported in quite a few literatures [33] , [34] . The multiscroll attractors generated by the chaotic circuits based on CFOA or CCII have the advantages of large number of scrolls and high center frequency, when the sizes of the scrolls are certain. But CFOA and CCII still have two problems when used to realize chaotic circuits. Firstly, since CCII and CFOA do not possess electronic tunable characteristics, the chaotic integrated circuits based on CCII or CFOA are not convenient for adjusting once they are fabricated. Therefore, it only makes sense that using CFOA or CCII realize chaotic circuits with discrete components. Chaos phenomenon can be observed by adjusting passive variable resistors when chaotic circuits are implemented by discrete components. However, when integrated, the passive resistors cannot be adjusted. Consequently, the realizations of multi-scroll chaotic integrated circuits based on CFOA or CCII are of little significance. Meanwhile, the volumes of the chaotic circuits implemented by discrete components are too large to convenient applied to the encryption of mobile communication equipments, which require smaller and smaller volume. Secondly, the chaotic circuits composed of CFOA or CCII require passive resistors, but the deviation values of the integrated passive resistors are large, that makes the chaotic circuits which can generate chaos in the original theory and simulation may not to generate chaos after chip fabrication.
The CCCII [35] is a current mode device developed on the basis of CCII, which can overcome the deficiencies of CFOA and CCII devices in the aspect of lacking electronic tunability. The intrinsic resistance of CCCII can be adjusted by external bias, thus, the chaotic integrated circuits based on CCCII can be adjusted by external bias current or voltage. However, the CCCII circuits reported in the existing literatures have some problems such as narrow input dynamic range, narrow adjust range of X-terminal intrinsic resistance, and tuning the intrinsic resistance would affect the dynamic range of the CCCII [36] , [37] . This paper proposes a new CMOS CCCII circuit, it not only has wide input dynamic range and wide adjustable range of intrinsic resistance, but also does not affect its input dynamic range when adjusting the intrinsic resistance.
In this paper, we propose a novel multi-attractor period multi-scroll chaotic system and a new low-voltage highlinearity wide intrinsic resistance-tunable CMOS CCCII. On this basis, we use the proposed CMOS CCCII circuit to realize the multi-attractor period multi-scroll chaotic system. In this way, the chaos phenomenon of integrated chaos chip can be expediently adjusted by external bias current or voltage.
The rest of this paper is structured as follows: In Section II, the state equation of the novel multi-attractor period multiscroll chaotic system is introduced and the dynamic behaviors of the system are analyzed. In Section III, the new high performance intrinsic resistance-tunable CMOS CCCII is proposed, and we analyzed it theoretically. In Section IV, we introduced the circuit implementation scheme of the multi-attractor period multi-scroll chaotic system based on CCCII. The simulation and experiment results are listed in Section V. Finally, Section VI concludes our work.
II. THE MULTI-ATTRACTOR PERIOD MULTI-SCROLL CHAOTIC SYSTEM A. SYSTEM STATE EQUATION AND NUMERICAL SIMULATION IN MATLAB
The state equation of the new multi-attractor period multiscroll chaotic system is listed in (1):
where a, b, c, d, e, h, and m are constant coefficients of the state equation, x, y, z, and w are state variables of the chaotic system.
In system (1), the three nonlinear functions, f 1 (x), f 2 (y) , and f 3 (z), determine whether the system generates multiscroll chaotic attractors in the directions of x, y, and z, f 4 (w) is the key to determine whether the system can generate multi-attractor period chaos. The four nonlinear functions in (1) are selected as the saturation function sequences, their expressions can be selected as:
where u ∈ {x, y, z, w}, ξ u ∈ {ξ x , ξ y , ξ z , ξ w }, q is the control parameter of f a (u) and f b (u), M is a nonnegative integer, N is a positive integer. System (1) combined with (2) or (3) can generate even or odd number of scrolls in the corresponding direction.
The distribution of the equilibrium points in x − y phase plane is used to illustrate the relation between f 4 (w) and
the equilibrium points of the system can be obtained by the following expressions:
On this occasion, f 1 (x), f 2 (y) , and f 3 (z) are selected as f b (u) in (3), and f 4 (w) is selected as f a (u) in (2) . In which, the parameters of f 1 (x), f 2 (y) , and f 3 (z) are ξ x = ξ y = ξ z = 0.1, N = 1, q = 0.01, the parameters of f 4 (w) are ξ w = 0.04, M = 0, q = 0.01. Accordingly, we can get the numerical expressions of these nonlinear functions:
where
Combining (7), system (1) can generate double-attractor period 3 × 3 × 3 scroll chaos, the chaotic phase portraits are shown in Fig.2 . The corresponding equilibrium distribution of the 3 × 3 scroll chaotic attractors in x − y phase plane is shown in Fig.4(b) . According to (6) and (7), the corresponding numerical values of 2 × (3 × 3 × 3) (denotes double-attractor period) equilibrium points
.04, ±(0.2 ± 0.04)}, y E i ∈ {±0.04, ±(0.2 ± 0.04)}, z E i ∈ {−1.5 × (±0.04), ±[0.2 − 1.5 × (±0.04)]}, and w E i ∈ {±0.04}. In Fig.4 (a), the 9 equilibrium points correspond to 9 regions, in which the green region is the one that we use to illustrate the transformation of the corresponding equilibrium points from single-attractor period to multiattractor period. By introducing the nonlinear function f 4 (w) that shown in (7), the single equilibrium point in all 9 regions in Fig.4(a) becomes the double equilibrium points in the corresponding regions in Fig.4(b) . Therefore, this implies that the nonlinear function f 4 (w) is the key to determine whether the multi-attractor period can be generated.
Similarly, the nonlinear functions f 1 (x), f 2 (y) , and f 3 (z) are kept the same as those in (7) 
In consequence, system (1) can generate three-attractor period 3 × 3 × 3 scroll chaos, the chaotic phase portraits are shown in Fig.3 . Fig.4(c) shows the corresponding equilibrium distribution of the 3×3 scroll chaotic attractors in x −y phase plane, and the equilibrium points in 9 corresponding regions are increased to three. The corresponding numerical values of 3 × (3 × 3 × 3) (denotes three-attractor period) equilibrium points The arrows in Fig.4 is indicative of that if the multi-scroll chaotic system are transformed from single-attractor period to double-attractor period or three-attractor period, the equilibrium points in the same region will be changed from one to two or three. It is obvious that f 4 (w) is the key factor for generating multi-attractor period from single-attractor period, and f 1 (x) , f 2 (y) , f 3 (z) determine the number and size of the scrolls in the corresponding direction. Therefore, through the combination of different nonlinear functions, the system (1) can realize multi-attractor period multi-scroll chaos, and it is easy to expand.
B. DYNAMIC BEHAVIOR ANALYSIS
Let us analyze the general situation of system (1), which does not include nonlinear functions f 1 (x) , f 2 (y) , f 3 (z) , and f 4 (w), so as to find the primary equilibrium point. Rewriting (1) into a matrix form(nonlinear functions are not included):
where J is the coefficient matrix(here equal to Jacobi matrix) of (9) . If appropriate system parameters are selected to make J a nonsingular matrix, (9) has a unique equilibrium point E O (0, 0, 0, 0). In this case, the characteristic polynomial of (9) at equilibrium point E O is
Assume that λ 1 , λ 2 , λ 3 , and λ 4 are the four eigenvalue roots of (10), the following expressions can be obtained through the coefficient comparison and the Vieta theorem:
According to the Descartesformula, the four roots of (10) are respectively
− 64AC + 256D)/256. In (12) , if the characteristic roots meet the following conditions:
, and σ 3 σ 1 < 1 or σ 2 σ 1 < 1, then the equilibrium point E O of system (9) is a saddle-focus point with index 2. Letting a = 2,
The values of characteristic roots are λ 1 = −1, λ 2 = −1.3532, λ 3,4 = 0.1766 ± 1.2028j, which are calculated from (12) . Therefore, these characteristic roots meet the chaotic decision condition of Shilnikov inequalities.
System (1) is naturally symmetric under the coordinates transform (x, y, z, w) to (−x, −y, −z, −w). By using this property, it is easy to extend the saddle-foci with index 2 by constructing multi-piecewise functions with odd symmetry. The system (1) is dissipative by calculating ∇ · V = ∂ẋ ∂x + ∂ẏ ∂y + ∂ż ∂z + ∂ẇ ∂w = −e − h = −2 < 0. In order to further verify the existence of chaos in system (1), we have simulated and analyzed some other characteristics of the three-attractor period 3 × 3 × 3 scroll chaotic system. The bifurcation diagram of the state variable x regarding parameter a and the Poincare map diagram in plane x − y with w = 0 are respectively shown in Fig.5 and Fig.6 . Fig.5 shows that the value of the coefficient a in the range of 0-4 determines whether the system is chaotic. If appropriate value of coefficient a is selected, such as 2 < a < 4, the system will enter chaotic state. As can be seen from Fig.6 , the Poincare map of the system in plane x − y with w = 0 has a number of dense points, and it is very similar to Fig.3(a) , which proves the characteristics of bifurcation and foldability that chaos possesses. Fig.7 shows the Lyapunov exponent (LE) spectrum regarding parameter a. When a = 2, the Lyapunov exponents are respectively LE1 = 0.1504, LE2 = 0, LE3 = −0.9674, LE4 = −1.142. Therefore, in this case, the system is once again proved to be chaotic. Fig.8 shows the time-domain dynamic simulation for all state variables. The motion state of each state variable can be clearly seen from these time-domain waveform diagrams. The local time-domain waveforms of the state variables x, y, and z marked with dotted box are also enlarged and displayed in Fig.8 . Therefore, the three-attractor periodic behaviors in every local enlarged time-domain waveform diagram can be seen.
Through the above rigorous simulation analyses, it is proved that the proposed system has the basic characteristics of chaos, and its phase portraits show a new form of chaotic attractor.
III. LOW-VOLTAGE HIGH-LINEARITY WIDE INTRINSIC RESISTANCE-TUNABLE CCCII
Compared with voltage mode devices, current mode devices possess better performance in speed, bandwidth and dynamic range, and so on. We will implement the chaotic system proposed above based on a current mode device CCCII. However, the dynamic input range of the existing CCCII circuits are not wide enough, and the adjustable range of internal parasitic resistance is too narrow. Consequently, it is arduous to realize the proposed chaotic system based on the existing CCCIIs. To overcome this problem, a new high performance CCCII with wide range of intrinsic resistanceadjustable and wide dynamic input range will be designed in this section. A. BASIC PRINCIPLE OF CCCII CIRCUIT Fig.9 is the circuit symbol of elementary CCCII. I B is external bias current, Y and X are respectively voltage and current input terminal, Z + and Z − are respectively plus and minus current output terminal. The port relations of CCCII could be characterized by the following matrix [35] :
where R X is the intrinsic resistance of CCCII.
B. IMPLEMENTATION SCHEME OF THE NOVEL CMOS CCCII The following expressions can be obtained according to the scheme shown in Fig.10 :
where G m is the linear transconductance gain of the LVIC, A C is the current gain of the TCM. According to (13)- (16), and only if the input current of Y -terminal of the LVIC is zero, the implementation scheme in Fig.10 will conform to the port characteristics of CCCII. Next we analyze step by step to verify the correctness of the proposed scheme. Fig.11 is the internal core circuit structure of the proposed linear V − I convertor. M 1 − M 3 , M 4 − M 6 are respectively two linear V − I convertor units [38] , and the symmetrical structure is used to improve the linear dynamic range. The output current i a is equal to the sum of the drain currents of M 2 and M 4 , and the output current i b is equal to the sum of the drain currents of M 1 and M 5 . M 3 and M 6 make up basic source coupling differential input, and they are biased with constant tail current 2I B to improve common-mode rejection ability. V C1 and V C2 are bias voltages.
1) LINEAR V-I CONVERTOR
To facilitate calculation, suppose that the six NMOS transistors in the circuit have the same K (transconductance parameter of MOSFET) and V th (threshold voltage) parameter values. Then, one has
Make the difference of i a and i b as the output current:
v id is the differential input voltage that can form two gatesource voltages v gs3 and v gs6 , and these two voltages are equal and opposite:
Refering to [38] and further analyzing the circuit shown in Fig.11 , we can get
where K = (W L) · µC ox 2 and V thn are the transconductance parameter and threshold voltage of the NMOS transistor, respectively. In the expression of the transconductance parameter, µ, C ox , W , and L are the mobility, oxide capacitance per unit area, and channel width and length, respectively. Equation ( Fig.11 can be calculated as
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2) TUNABLE CURRENT MIRROR Fig.12 is the internal circuit structure of the tunable current mirror(TCM) [39] . All MOS transistors are biased in saturation region to satisfy the square rate characteristic. M 1 − M 3 and M 9 − M 11 are respectively two current-squaring circuits [38] . 
The two current signals i 1 and i 2 of the two currentsquaring circuits can be, respectively, expressed as [38] , [39] 
For keeping all MOSFETs in the on state, the condition
A C is the current gain of the tunable current mirror and it can be expressed as
The output current at points A 1 and A 2 can be calculated as
As can be seen from (26), the output current i out can be electronically tuned by the external DC currents I B1 and I B2 . The parameter n is the current gain of the two double output current mirrors. The gain of traditional current mirror is determined by a single bias current, whereas the gain of the tunable current mirror in this paper can be determined by the ratio of two bias currents. Compared with the adjustment of a single bias current, the ratio adjustment range of two bias currents is obviously much larger.
3) LOW-VOLTAGE CASCADE CURRENT MIRROR WITH BANDWIDTH COMPENSATION
Since the above TCM is mainly composed of basic current mirror circuits, such that the tracking error would be caused due to the mismatch between the transistors. This kind of tracking error can be effectively reduced by introducing the LVCCM mentioned below. Two kinds of resistor compensating circuit of LVCCM for achieving a high bandwidth are shown in Fig.13 , in which, Fig.13(a) and Fig.13 (b) are passive and active resistor compensating LVCCM, respectively. Neglecting the parasitic capacitances and conductances of the input and output, and making small-signal analysis for the circuit, one can yield the following transfer function and angular frequency [40] :
where 1, 2, 3, 4) are respectively the gate-source capacitance and tansconductance of the corresponding transistor.
As can be seen from (27) , the transfer function contains only two poles when no compensation resistors exist (R = 0), and it adds a zero and a pole when compensation resistor is include(R = 0). Consequently, the zero of the transfer function can cancel out a major pole by appropriately choosing a resistor value, namely R = 1 g m1 . It can be seen from (28) that if R = 1 g m1 , the bandwidth of LVCCM is significantly improved compared with R = 0.
In CMOS process, passive resistor is usually doped poly or well resistor, which will occupy a relatively large chip area. Moreover, the fabrication of passive resistor in chip will produce a large temperature and process deviation [41] . The drawback of a passive resistor can be compensated by using a MOS transistor that acts as an active resistor (biased in triode region). Fig.13(b) shows an active realization of the compensation resistor. The resistance value of M 0 operating in triode region (V DS 2 (V GS − V th )) is
where µ, C ox , W , L, V GS0 , and V th are respectively the mobility, oxide capacitance per unit area, channel width, channel length, gate-to-source voltage, and threshold voltage of the transistor M 0 . Therefore, the bandwidth of the active resistor compensating LVCCM can be adjusted by varying the parameters of M 0 .
C. COMPLETE CIRCUIT SCHEMATIC OF THE CMOS CCCII
Fig.14 shows the complete circuit based on the CCCII implementation scheme, in which LVCCMs are used in combination with other circuits. The complete circuit structure consists of three functional parts, which contains bias circuit, linear V − I convertor, and tunable current mirror. The X -terminal of the LVIC is connected to point A of the TCM to satisfy the port characteristics of CCCII. Since active equivalent resistors MNR1 − MNR4 and MPR1 − MPR5 must always operate in triode region, the gates of these transistors require a high working voltage and they are respectively connected to the corresponding power supply voltage accordingly. MNB2 and MPB2, MNB3 and MPB3 constitute two independent bias circuits that provide bias voltages for corresponding LVCCM circuit. Long channel transistors MNB1, MNB4, and MPB1 constitute a current bias circuit, which provides the tail current for LVIC. For any high-performance application that requires high bandwidth, the MOS transistors should be biased in strong inversion region, namely the overdrive voltage V GS −V th ≥ 0.2V . The MOS transistors can act as transconductors or current sources as long as V ds > V dsat . Since a good estimate value of V dsat at the edge of strong and moderate inversions is approximately 0.15V , in any working region, we need to maintain V ds at least 0.15V [42] . The LVCCM can operate with voltage as low as V th + V dsat . For the GlobalFoundries 0.18µm CMOS process, the threshold voltages of NMOS and PMOS transistors are approximately 0.42V and −0.49V at the typical process corner, respectively. Therefore, the proposed structure, thus, has the potential to operate at supply voltages of
The expression of the output current shown in (30) can be obtained by equations (21) , (26) , and Fig.14:
Convert (30) into the form of (31):
where R X is the equivalent adjustable intrinsic resistance. We can get the following expression by comparing (30) and (31):
Since the gate of the transistor has exceedingly high input impedance, it is easy to know that the current of Y -terminal in Fig.14 is basically zero. Therefore, According to (30) , (31) , (32) , and the foregoing analyses, the circuit in Fig.14 satisfies the basic port characteristics of CCCII. Equation (32) indicates that the intrinsic resistance R X of the proposed CCCII can be linearly adjusted by the ratio of external bias current (I B2 I B1 ) and the difference of two bias voltages (V C1 − V C2 ). Compared with the published CCCIIs (only have single external bias current), the CCCII circuit proposed in this paper has a larger adjustable range of intrinsic resistance. As can be seen from (22), the dynamic voltage input range of the proposed CCCII circuit is − 2I B K ≤ v id ≤ 2I B K . However, the dynamic voltage input range of the traditional translinear loop [43] , [44] and balanced differential pair [45] , [46] CCCII circuits are − I B K ≤ v id ≤ I B K . Accordingly, the voltage input range of the proposed CCCII is 1.41 times that of the traditional structures.
The intrinsic resistance and dynamic input voltage range of the proposed CCCII are respectively related to I B2 I B1 and I B , where I B1 , I B2 , and I B are different currents, therefore, adjusting R X value does not affect the dynamic range of CCCII.
According to the complete circuit that shown in Fig.14 , the modified form of the new CCCII circuit symbol in this paper is shown in Fig.15 . Compared with the elementary CCCII, it increases two bias voltages and two bias currents.
IV. IMPLEMENTATION OF MULTI-ATTRACTOR PERIOD MULTI-SCROLL CURRENT-MODE CHAOTIC CIRCUIT BASED ON THE PROPOSED CCCII
A. BLOCK CIRCUIT STRUCTURE OF THE CHAOTIC SYSTEM Fig.16 shows the block circuit realization scheme of the proposed multi-attractor period multi-scroll current mode chaotic circuit, we take CCCII as the basic block to realize the multi-attractor period multi-scroll chaotic system that shown in (1) .
From a signal processing perspective, the circuit in Fig.16 includes two types of functional parts: (i) four integral blocks consisting of Ai and Ci (i = 1, 2, 3, 4), Ai and Ci are respectively CCCII (of which, A4 is multi-output CCCII) and capacitor; (ii) four saturation nonlinear function circuit blocks composed of CCCIIs, which are f 1 (I 1 ), f 2 (I 2 ), f 3 (I 3 ) , and f 4 (I 4 ). The whole chaotic circuit has no passive resistors, and it is relatively easy for integrated implementation.
In Fig.16 , current I 4 , nonlinear function f 4 (I 4 ), A1, and C1 make up a current signal integrator. Assume that the intrinsic resistance of X -terminal of the A1 is R X 1 . The symbol such as ×a in Fig.16 denotes that the output current will be multiplied by a. According to the port relationship of CCCII, it can be deduced that the differential equation of the state variable I 1 is
Similarly, the differential equation of state variables I 2 ∼ I 4 can also be deduced according to Fig.16 , and simultaneous differential equations of the four state variables I 1 , I 2 , I 3 , and I 4 can be obtained as
Among them, R X 1 -R X 4 are respectively the adjustable intrinsic resistances of A1-A4. The value of R X 1 -R X 4 can be adjusted by external bias voltages (V C1 , V C2 ) and bias currents (I B1 , I B2 ). According to the foregoing description, the coefficients of the state equation are made as a = 2, b = c = e = h = 1, d = 1.5. The theoretical calculation formula of the proposed CCCII's intrinsic resistance is shown in (32).
B. CURRENT MODE SATURATION FUNCTION CIRCUIT BASED ON CCCII
The saturation function sequence circuits f 1 (I 1 ), f 2 (I 2 ), f 3 (I 3 ), and f 4 (I 4 ) in Fig.16 are also composed of CCCIIs. Fig.17 shows the saturation function circuit that are composed of CCCIIs. In order to analyze the saturation function circuit from the viewpoint of signal processing, the primary CCCII in Fig.17 is equivalent to the A1-A4 in Fig.16 , which is used to realize integral conversion combining with corresponding capacitor. R in is an active equivalent resistance composed of CCCII to achieve current-voltage conversion. V F is a voltage follower composed of CCCII to achieve impedance matching. The CCCIIs in the dotted box are used as comparators. The CCCIIs in the same comparator array FIGURE 16. Block circuit realization scheme of multi-attractor period multi-scroll current-mode chaos. The proposed saturation function circuit is analyzed from the point of signal processing. Firstly, assume that the current I in flows into the X -terminal of the primary CCCII. Since the active equivalent resistance(R in ) is far less than the output resistance of the primary CCCII and the input resistance of the voltage follower V F , and then all output current of the primary CCCII will be converted to voltage by active equivalent resistance R in . Then the output voltage signal obtained from the voltage follower is compared with the corresponding voltage in the comparator array, and finally the output saturation current function I (u) is obtained. According to the port characteristics of CCCII, the output current of the A Q in the dotted box of Fig.17 is
where E Q is the comparison voltage of A Q , R X is a controllable intrinsic resistance of the CCCII that in the dotted box. According to the nonlinear principle of CCCII, when the value of right side of the expression in (35) grows to a certain extent, the left and right sides of this equation are no longer equal. That means the current of Z -terminal of Ai(1, 2, . . . , Q) no longer follows the current of X -terminal, and the output current of Z -terminal reaches the output saturation value. Therefore, the output current behaves as a relationship of bilateral saturation function:
where |I Z | and E j are respectively the saturation current and comparison voltage of Aj(j = 1, 2, . . . , Q), ±q is the value of turning point and q = |I Z | · R X R in . S I in − E j /R in is a bilateral translation saturation function, as shown in Fig.18(a) , and if E j = 0, the bilateral saturation function S(u) is shown in Fig.18(b) . In Fig.18 , k is the slope of the broken line and k = −R in R X . In Fig.17 , the output current of all comparators are added to obtain the output of the saturation function circuit:
V. SIMULATION RESULTS AND ANALYSIS

A. PERFORMANCE SIMULATION OF THE CCCII
Simulations are carried out in Cadence, and the BSIM3v3 model for thin-gate (1.8V) CMOS process are used, which are all based on GlobalFoundries 0.18µm technology for SPICE model in SPECTRE simulator. According to the previous analysis regarding operating voltage, we select ±0.8V as DC power supply voltage. The channel width and length of all MOS transistors in Fig.14 are obtained through repeated experimental simulation and theoretical calculation, which are shown in Table. 1. Fig.19 shows the DC and AC voltage transfer characteristics of the proposed CCCII (Z + and Z − grounded). We can see from the Fig.19(a) that the voltage of X -terminal follows the voltage of Y -terminal very well in different process corners at corresponding bias condition. Fig.19(b) shows that the −3dB bandwidth of the AC voltage transfer characteristics (Y to X ) in different process corners are respectively 910.6MHz, 1.331GHz, 1.402GHz, 1.402GHz, and 1.778GHz. Similarly, the DC and AC current transfer characteristics of the CCCII (Y grounded) are shown in Fig.20 . We can see from the Fig.20(a) that the CCCII has a wide linear current tracking range in different process corners. The −3dB bandwidth of the AC current transfer characteristics (X to Z ) in different process corners are respectively 890.4MHz, 1.195GHz, 1.306GHz, 1.327GHz, and 1.561GHz, which are shown in Fig.20(b) .
In order to implement the actual chip fabrication, based on the layout symmetry design and other key points, the postsimulation results are compared with pre-simulation results by repeated extract parasitic parameters of different designed layouts to get the relatively optimal performance. Fig.21 shows the final layout of the CMOS CCCII, and its chip area is only 0.315 × 0.383mm 2 , which contains scribe line and guard ring. The main simulation results of the CMOS CCCII are listed in Table 2 .
B. SIMULATION OF MULTI-ATTRACTOR PERIOD MULTI-SCROLL CHAOTIC CIRCUIT BASED ON CCCII 1) SINGLE-ATTRACTOR PERIOD 3 × 3 × 3 SCROLL CHAOTIC CIRCUIT Fig.22 shows the circuit realization schematic of the threestep saturation function in Cadence. The circuit in this diagram is connected according to the previous saturation nonlinear function circuit that shown in Fig.17 . In Fig.22 , all functional devices are composed of CCCIIs under different bias conditions. Different CCCIIs have different functional roles, they are numbered in order to facilitate subsequent analysis, as shown in Fig.22 . The power supply voltages in all circuits are ±0.8V .
According to the port characteristics of CCCII and the bias conditions that shown in Fig.22 , the input impedance of X -terminal of (b) is much less than the output impedance of Z -terminal of (a) and the input impedance of Y -terminal of (c). As a result, almost all the output current of (a) will flow into (b) and is converted to voltage. The voltage signal is basically absorbed by (c) because of its higher input impedance, and then the voltage following action is realized. Finally, the output signal of (c) is compared with two comparators (d) and (e) to get the output saturation current. Fig.23 shows the simulation results of the circuit in Fig.22 with the listed bias conditions. The three step-values of the saturated functions f i (I i ) in Fig.23 are respectively 0 and ±152µA.
In order to realize single-attractor period 3 × 3 × 3 scroll chaotic circuit in Cadence, the circuit connection mode in Fig.16 is adopted. The three-step saturation function circuit shown in Fig.22 is applied in the three directions of x(I 1 ), y(I 2 ), and z(I 3 ). Except for CCCII, the single-attractor period 3 × 3 × 3 scroll chaotic circuit contains only four additional capacitors for integral action. There is a little different from the connection mode that in Fig.22 , four capacitors are connected to the Y -terminals of the four primary CCCIIs, as shown in Fig.16 . The X -terminals of these primary CCCIIs are grounded. According to (5) and the aforementioned generating method of single-attractor period multi-scroll chaotic system, there is no need to add the nonlinear function f 4 (w) [f 4 (I 4 )] in the w(I 4 ) direction. In accordance with the coefficient values and the state equation form of system (1), the primary CCCII in w(I 4 ) direction must have multiple output terminals and each output terminal can achieve arbitrary multiple current output. The multi-output CCCII (A4 in Fig.16 ) with arbitrary output current ratio can be realized by adding several multi-output LVCCMs (with the same or different W /L ratio) on the proposed CCCII. The coefficient values a = 2 and d = 1.5 of the single-attractor period 3 × 3 × 3 scroll chaotic circuit can be set by just adjusting the corresponding W/L ratio of the multi-output CCCII.
The simulated saturation functions in the three directions of x(I 1 ), y(I 2 ), and z(I 3 ) are shown in Fig.23 , and the bias condition of multi-output CCCII in the w(I 4 ) direction is the same as that of (a) in Fig.22. Fig.24 shows the phase portraits obtained from the transient simulation in Cadence.
Compared with the single-attractor period 3 × 3 × 3 scroll chaotic circuit, the double-attractor period 3 × 3 × 3 scroll chaotic circuit only adds a two-step saturation function circuit (as shown in Fig.25 ) in the direction of w(I 4 ). The two-step saturation function circuit just need one CCCII comparator, and the comparison voltage of this comparator is V P = 0.
The simulation results of the circuit in Fig.25 are shown in Fig.26 In order to realize the three-attractor period 3 × 3 × 3 scroll chaotic circuit, a three-step saturation function circuit with lower saturation value is introduced in the w(I 4 ) direction. The structure of this three-step saturation circuit is the same as that of double-attractor period 3 × 3 × 3 scroll chaotic circuit. The bias conditions of all CCCII in the three directions of x(I 1 ), y(I 2 ), and z(I 3 ) are kept the same as that listed in Fig.22 , the phase portraits obtained from the transient simulation in Cadence are shown in Fig.29 . It can be seen from the above circuit simulation results that the chaotic parameters can be adjusted by just changing the external bias. The corresponding chaotic circuit can be adjusted by external bias even after chip fabrication. Therefore, the multi-attractor period multiscroll chaotic circuit based on the proposed CMOS CCCII has this natural advantage. Fig.30 shows the packaged IC and chip micrograph of the multi-attractor period 3 × 3 × 3 scroll chaotic circuit based on CMOS CCCII. The fabricated chip includes double-attractor period and three-attractor period 3 × 3 × 3 scroll chaotic integrated circuits. To facilitate practical testing, the encapsulation of this chip after fabrication is in the form of the Dual In-Line Package (DIP). This form of encapsulation is easy to implement the connection between the chip and discrete components on the breadboard.
C. CHIP TEST OF MULTI-ATTRACTOR PERIOD MULTI-SCROLL CHAOTIC CIRCUIT
By adding bias and external power supply in corresponding position, the double-attractor period and three-attractor period 3×3×3 scroll chaotic phase portraits can be observed in analog oscilloscope, which are shown in Fig.31 and Fig.32 . Therefore, the correctness of the designed chaotic circuit is verified. Table 3 shows the comparison between the implementation scheme of the chaotic circuit in this paper and several reported chaotic circuits. From Table 3 , the multi-attractor period multi-scroll chaotic system proposed in this paper can generate new attractor forms, and the new current signal scheme is used to implement its chaotic circuit based on high-performance CMOS CCCII with electronic tunability. In addition, the chaotic circuit in this paper does not contain any passive resistor, which is easy to integrate and has the advantages of low supply voltage. For this new chaotic circuit, simulation and hardware testing are performed. These characteristics reflect the advanced and innovative nature of the work done in this paper.
D. COMPARISON OF RELATED CHAOTIC CIRCUITS
VI. CONCLUSION
A new multi-attractor period multi-scroll chaotic system is proposed in this paper, and the dynamic characteristics of this proposed chaotic system are analyzed in detail. A current mode device CCCII which possesses wide intrinsic resistance tunable and dynamic input range is also designed to realize the novel multi-attractor period multi-scroll chaotic system. The performances of the CCCII are simulated in cadence based on GlobalFoundries' 0.18µm CMOS process. Unlike available chaotic circuits, the chaotic circuit in this paper is composed of CMOS CCCIIs and four capacitors without any passive resistor, in addition, only current-signals are used as state variables in our chaotic circuit. Because the functional devices in the chaotic circuit are composed of tunable CCCIIs, the value of the active resistance, the slope and saturation value of the saturation circuit are adjustable even after chip fabrication. Therefore, the new chaotic circuit can be adjusted by external bias after chip fabrication to generate chaos. Experimental results show that it is feasible to realize chaos completely using current-signals as state variables. The actual chip test results show the feasibility of this scheme, and this is of great significance to further study the current mode complex multi-scroll chaotic systems and chaotic integrated circuits.
